In pulse electronics systems, like particle calorime-
I. INTRODUCTION N elementary particle physics, the energy of particles is I often measured by means of semiconductor detectors [l] . The sensors produce a current pulse with a total amount of charge proportional to the absorbed energy. This charge is then integrated in a charge sensitive amplifier (CSA), resulting in a voltage step. To increase the signal-to-noise ratio, the step signal is usually filtered by a pulse shaping amplifier (PSA) [l] , [2] . The resulting output signal is a voltage pulse with a peaking time (~p ) typically on the order of 1 to several ps. Such a system is realized as a CMOS integrated circuit with impressive results by Sansen and Chang [31. The peak value of the output signal of the PSA contains the information about the energy of the particle. To digitize the peak value, for processing reasons, the peak value should be sampled and held by a peak detect sample and hold circuit (PDSH). The entire detector readout system is depicted in Fig. 1 .
At this moment, the only possible analog structure to realize a high performance PDSH without the need of adjusting component values after fabrication is an amplifier charging a capacitor through a nonlinear device. The basic architecture is depicted in Fig. 2 . When the input voltage is higher than the output voltage, the hold capacitor is charged by the OTA through the conducting diode. However, when the input voltage is lower than the output voltage, Cs cannot be discharged since the diode is in that situation reverse biased.
This principle is used with success in several discrete realizations [4], [5] . Systems with many detectors however, require low power and compact integrated processing systems [6] . Although the architecture of Fig. 2 could be realized as a CMOS integrated circuit, the parasitic components parallel to the diode will give rise to some problems. When the pulse has reached its peak value, the output voltage of the OTA will become equal to its negative saturation voltage. In combination with the parasitic capacitance of the diode, this voltage step will result in a charge injection in the hold capacitor. To limit the voltage drop of the output, without increasing the hold capacitance, either the voltage step or the parasitic capacitance has to be limited. In this paper, a modified architecture is proposed which limits both.
MODIFIED PDSH ARCHITECTURE
Since a current mirror uses a diode to generate a voltage out of the input current, it has a rectifying behavior. The output current of an nMOST mirror, as depicted in Fig. 3 , can not become negative, i.e., the current must flow into the mirror. Assuming that M2 is operating in saturation, the parasitic capacitance between the input and the output is only composed out of the gate drain overlap capacitance of M2. Furthermore, the input voltage swing, when switching off the mirror, will at most be equal to the threshold voltage of M1. These features of the current mirror make it very suitable to be used in the PDSH circuit.
The input signal is assumed to be a negative pulse. When Manuscript received June 23, 1993; September 23, 1993 . This research is supported by ESA-ESTEC, Noorddjk, The Netherlands, under con-The modified PDSH is depicted in Fig' 4 output voltage of the OTA will be equal to the negative power supply voltage plus the gate-source voltage of the input MOST of the mirror. When the input voltage of the PDSH becomes higher than the output voltage, the negative output current switches off the mirror. The output voltage of the OTA will at least be equal to the negative power supply voltage, only resulting in a small charge injection in Cs through the parasitic capacitance of the mirror. After the output signal has been processed by an analog to digital converter, as depicted in Fig. 1 , the reset switch is closed. very small quiescent current. When the resulting current flows into C,, the output voltage slowly increases. This produces an output.current which flows out of the OTA and compensates, after it is mirrored by M3A/M3B, for the quiescent current. The result is a neglectable offset voltage at the output, equal to the quiescent current divided by the transconductance of the OTA. When the PDSH is in the hold mode, the output voltage increases with a slope equal to the quiescent current, divided by the hold capacitor.
Much worse is the situation when the quiescent current flows out of C,. The output voltage then slowly decreases, resulting in a decrease of the output voltage of the OTA, until M2B runs out of saturation. Unfortunately, this does not stop the charging of the hold capacitor and the output voltage will become approximately equal to the negative power supply voltage. Therefore, this situation must be avoided by not opening switch M7 completely. This will discharge Cs. After the switch is opened again, the circuit is ready to sample the next pulse. and M3B and the reset switch is realized by M7. The currents Ibiasl and Ibias2, respectively. The capacitor Cload models the input capacitance of an malog to digital converter, or a buffer.
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A CMOS realization of this architecture is depicted in
The only charge injection is due to the gate to drain capacitance Of M3B, which is The gate to source voltage of M4 is constant and therefore the gate to source capacitance of M4 is not contributing to the charge injection. All other parasitic capacitances are situated parallel to the hold capacitor Cs and are for that reason not doing any harm* mirrors (MA, M5B) and (M6A, M6B) mirror the bias c. Limited Badwidth the overall system When the rectifying mirror (M3A,M3B) is conducting and all transconductances are assumed to be constant, the transfer function can be approximated by expression (1).
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The output signal of the CMOS realization of the PDSH will not be exactly equal to the peak value of the of the most important nonidealities will be discussed in Since the transconductance of M2 is in the same order of magnitude as the transconductance of M1, and Cs is much larger than the gate source capacitances, r2 can be neglected compared with r l . However, r 3 is dependent on the output current of the OTA and might become as large as r1 for low output currents. In the situation that r 3 is larger than T~, the system is under damped. In that situation, overshoot can be expected. To prevent overshoot, r 3 must be made as small as possible and r1 should be made larger than r 3 . This lower limit of r1 will define the minimal peaking time of the pulses that can be handled. The transconductance of the buffer and the load capacitance define r4. As long as r4 is significantly larger than T~, its influence will be small.
D. Mismatch
In fabricated chips, transistor mismatch is inevitable. Transistor mismatch in the OTA (MlA/MlB and M2A/ M2B) results in a constant offset voltage between the input and the output of the PDSH. Typical values for this offset voltage are on the order of several mV to several tens of mV. Fortunately, this offset will be independent of the signal amplitude. It is therefore possible to compensate for this effect afterwards.
IV. SIMULATION RESULTS
In order to evaluate the behavior of the PDSH circuit, PSPICE simulations were performed. The transistor parameters that were used are based on the 2.4 pm MI-ETEC nwell CMOS process. The component values are listed in Table I . The circuit is simulated for two bias conditions: one with a power supply voltage of 5 Volt and V pulse is depicted. The output is a good reproduction of the peak value of the input signal with less than 1 mV offset. The droop rate of the output signal, defined by expression 2, is small enough to perform an analog to digital conversion, since the conversion time of present A/D converters is around several ps. All specifications, obtained with PSPICE simulations, are listed in Table 11 . one with a very low power supply voltage of 3 Volt.
d u o u t
In Fig. 6 , the simulated response of the PDSH, with a 5 Volt power supply voltage and a pulse train at the input is depicted. All pulses are fourth order semi Gaussian pulses with a peaking time of 1 ps. The amplitudes are equal to -20 mV, -200 mV and -2 V. A reset pulse, with a duration of 1 ps, is presented to the circuit 5 ps after each peak. The response of the PDSH on the first pulse (-20 mV), is depicted in detail in Fig. 7 . The final offset, mainly due to the non-ideal frequency behavior of the circuit, is less than 2 mV. In Fig. 8 , the response on a -1 droop rate =at ' while the PDSH is operating in the hold mode. (2)
V. CONCLUSIONS
The proposed PDSH circuit combines a low power consumption, very low power supply voltages and a compact circuit. The circuit does not depend on absolute [31
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